CS501-Advance Computer Architecture

[Anya]

What will be the logic levels on the external SRC buses when each of the given SRC instruction is executing on the processor? Complete Table: A all numbers are in the decimal number system, unless noted otherwise. (Assume the required missing information if necessary). Also Specify memory addressing modes for each of the SRC instructions given in Table.

SRC instruction RTL Equivalent Address Bus<31….0> Data Bus <31….0> MRead MWrite Addressing mode
Ld r7,12(r3)
Ld r1,4
Ld r6, M[r3]
Move r2, r9

[Anya]

Assumptions:

• All memory content is aligned properly.
• In other words, all the memory accesses start at addresses divisible by 4.
• Value in the PC = 000DC348h

[Anya]

sorry could not upload da proper table format....kindly tell me how do v find MRead and MWrite address content numbers...it's due date iz 11-05-2010....thanx!