Due DateView more random threads:
- cs101 Introduction to Computing Assignment No. 4 Semester...
- cs 615 Software Project Management Assignment # 01 Spring...
- ECO402 Microeconomics Assignment No.2 Solution Spring...
- CS601 Assigenment No.2 Solution Fall Smaster 2012
- CS403 assignment no 5 fall 2010 solution on 29/01/2011
- CS301 Data Structures assignment no 4 fall 4 January 2012
- CS601 data communication assignment no 1 spring 2011 idea...
- CS506 assignment no 5 fall 2010 solution 29-01-2011
- CS301 Data Structures Assignment No 05 SEMESTER fall...
- CS403 Assignment No. 03 Solution 23rd January 2016
Your assignment must be uploaded before or on 06th Jan 2011.
Upload Instructions
Please view the document related to assignment submission process provided to you by the Virtual University to upload the assignment.
Rules for Marking
Sponsored Links
Objective
This assignment has been designed to enable you to understand the concepts of:
Logic gates
Flip-flops
Latches
Assignment
Question_1: [marks: 14]
The following serial data are applied to the flip-flop through the AND gates as indicated in figure below. Determine the resulting serial data that appear on the Q output. There is one clock pulse for each bit time. Assume that Q is initially 0 and that and are HIGH.
Rightmost bits are applied first.
J1: 1011110
J2: 0101111
J3: 0111110
K1: 1100110
K2: 0101110
K3: 1101110
Question_2: [marks: 6]
Provide to-the-point (max 4 to 5 lines) answer to the following:
What is the main difference between a gated S-R latch and an edge-triggered S-R flip-flop?
How many flip-flops are required to produce a divide-by-32 device?
Urgent call: 03455242488. | Virtual University Assignments
Virtual University GDBs | Virtual University Papers | Vu Projects | Vu Handouts
About Expert
There are currently 1 users browsing this thread. (0 members and 1 guests)