Question#01:View more random threads:
- CS302 Digital Logic Design Assignment No.2 Solution Spring...
- CS607 Assignment No 3 Solution
- CS403 Database Management Systems Assignment No. 04 ...
- cs602 Computer graphics assignment no 2 fall 2010 november...
- CS403 assignment no 4
- Assignment No. 03 SEMESTER FALL 2011 CS614- Data...
- cs403 assignment 2015
- Assignment No. 2 Fall 2012 Computer Networks – CS610
- cs506 Assignment No. 4 solution fall 2010
- CS615 Software Project Management assignment no 4 fall 7...
You are required to do the following tasks from the SRC pipelined instructions given below:
1) Identify the hazard from the below given sequence of instructions (going through the pipelined version of SRC).
2) Identify the location of hazard from the below sequence of instructions.
3) Explain how above identified hazard can be resolved?
4) Resolve the hazard by using hazard-resolving mechanism.
SRC pipelined instructions:
200: ld r7, r6, 65
204: str r8, 43
208: shl r4, 5
212: shr r2, 5
216: add r5, r3, 48
220: sub r1, r9, r5
Question#02:
Let us suppose, we have an I/O bus that can transfer 2 bytes of data in one bus cycle. If a system designer is going to attach the following two components to the I/O bus:
Graphics card with a transfer rate of 20 Mbytes/sec
Network card with a transfer rate of 40 Mbytes/sec
What will be the implications for the above scenario after adding two components (Graphic and Network card) to I/O bus?
Note: The maximum frequency of the bus is 20 MHz.
Sponsored Links
There are currently 1 users browsing this thread. (0 members and 1 guests)