Question#01:View more random threads:
- cs401 Computer Architecture and Assembly Language...
- CS607- Artificial Intelligence assignment no 3 on 27...
- CS506 Web Design and Development Assignment No.1 Solution...
- CS508 Modern Programming Languages Assignment No.4 Fall...
- CS401 VU Current Assignment No. 3 idea solution Fall...
- CS507 Information Systems Assignment no 2 Spring fall 2...
- CS501 Advance Computer Architecture assignment no 5 fall...
- data communication 2 assignment solution fall 2010
- CS615 Assignment No. 1 Fall 2011 full solution spring...
- CS601 Data Communication Assignment no.5 idea solution Due...
You are required to do the following tasks from the SRC pipelined instructions given below:
1) Identify the hazard from the below given sequence of instructions (going through the pipelined version of SRC).
2) Identify the location of hazard from the below sequence of instructions.
3) Explain how above identified hazard can be resolved?
4) Resolve the hazard by using hazard-resolving mechanism.
SRC pipelined instructions:
200: ld r7, r6, 65
204: str r8, 43
208: shl r4, 5
212: shr r2, 5
216: add r5, r3, 48
220: sub r1, r9, r5
Question#02:
Let us suppose, we have an I/O bus that can transfer 2 bytes of data in one bus cycle. If a system designer is going to attach the following two components to the I/O bus:
Graphics card with a transfer rate of 20 Mbytes/sec
Network card with a transfer rate of 40 Mbytes/sec
What will be the implications for the above scenario after adding two components (Graphic and Network card) to I/O bus?
Note: The maximum frequency of the bus is 20 MHz.
Sponsored Links